... possible that the delays may cause the input to transition at the same time as the clock. Instant metastability. Designers are pretty careful to avoid these situations, though. Do be wary of FPGAs and other components where the delays vary depending... The Art of Designing Embedded Systems - Pàgina 125 per Jack Ganssle - 2008 - 312 pàgines Previsualització limitada -
|