Camps amagats
Llibres Llibres
" ... possible that the delays may cause the input to transition at the same time as the clock. Instant metastability. Designers are pretty careful to avoid these situations, though. Do be wary of FPGAs and other components where the delays vary depending... "
The Art of Designing Embedded Systems - Pàgina 125
per Jack Ganssle - 2008 - 312 pàgines
Previsualització limitada - Sobre aquest llibre

Embedded Software: Know It All

Jean J. Labrosse - 2007 - 793 pàgines
...other components where the delays vary depending on how the software routes the device. In addition, when latching data or clocking a counter it's not...before it's read. What about analog inputs? Connect a 12 bit A/D converter to two 8 bit ports and we'd seem to have a similar problem: the analog data can...
Previsualització limitada - Sobre aquest llibre




  1. La meva biblioteca
  2. Ajuda
  3. Cerca avançada de llibres