The Art of Designing Embedded SystemsNewnes, 3 de jul. 2008 - 312 pàgines Jack Ganssle has been forming the careers of embedded engineers for 20+ years. He has done this with four books, over 500 articles, a weekly column, and continuous lecturing. Technology moves fast and since the first edition of this best-selling classic much has changed. The new edition will reflect the author's new and ever evolving philosophy in the face of new technology and realities. Now more than ever an overarching philosophy of development is needed before just sitting down to build an application. Practicing embedded engineers will find that Jack provides a high-level strategic plan of attack to the often times chaotic and ad hoc design and development process. He helps frame and solve the issues an engineer confronts with real-time code and applications, hardware and software coexistences, and streamlines detail management. CONTENTS: Chapter 1 - IntroductionChapter 2 – The ProjectChapter 3 – The CodeChapter 4 – Real TimeChapter 5 – The Real WorldChapter 6 – Disciplined DevelopmentAppendix A – A Firmware StandardAppendix B - A Simple Drawing SystemAppendix C – A Boss’s Guide to Process
|
Des de l'interior del llibre
Resultats 1 - 5 de 24.
Pàgina 16
... timers, pulse-width modulators, and more. The hardware and software interact as a synergistic whole orchestrated by smart designers who optimize both product and engineering costs. Sum the hardware component prices, add labor and ...
... timers, pulse-width modulators, and more. The hardware and software interact as a synergistic whole orchestrated by smart designers who optimize both product and engineering costs. Sum the hardware component prices, add labor and ...
Pàgina 26
... timer or serial channel? Include conditional compilation switches to disable the target I/O and enable the PC's equivalent devices. One developer I know tests over 80% of his code on the PC this way— and he's using a PIC processor ...
... timer or serial channel? Include conditional compilation switches to disable the target I/O and enable the PC's equivalent devices. One developer I know tests over 80% of his code on the PC this way— and he's using a PIC processor ...
Pàgina 48
... Timer 0 together in a logical, Linnaean taxonomy. A sort will clump related names together. In a sense this doesn't reflect English sentence structure. “Timer” www.newnespress.com 48 Chapter 3.
... Timer 0 together in a logical, Linnaean taxonomy. A sort will clump related names together. In a sense this doesn't reflect English sentence structure. “Timer” www.newnespress.com 48 Chapter 3.
Pàgina 49
... Timer” is the object; “read” the verb, and objects come after the verb. But a name is not a sentence, and we do the best we can do in an imperfect world. German speakers, though, will find the trailing verb familiar. Since functions ...
... Timer” is the object; “read” the verb, and objects come after the verb. But a name is not a sentence, and we do the best we can do in an imperfect world. German speakers, though, will find the trailing verb familiar. Since functions ...
Pàgina 51
... timers will remember how engineers could once function perfectly with no typing skills. That seems quaint today, when most of us live with a keyboard all but strapped to our hands. Just as old-fashioned is the idea of a secretary ...
... timers will remember how engineers could once function perfectly with no typing skills. That seems quaint today, when most of us live with a keyboard all but strapped to our hands. Just as old-fashioned is the idea of a secretary ...
Continguts
1 | |
7 | |
43 | |
Real Time | 89 |
The Real World | 183 |
Disciplined Development | 215 |
A Firmware Standard | 245 |
A Simple Drawing System | 265 |
A Bosss Guide to Process Improvement | 281 |
Index | 295 |
Altres edicions - Mostra-ho tot
Frases i termes més freqüents
algorithm approximation assembly language Barry Boehm bounce bugs called chip clock CMMI COCOMO code inspections compiler complex const double contracts cosine cost create dash number debounce debugging decimal digits define Design By Contract developers device documentation embedded systems error estimate execution FIFO Figure firmware firmware standard float floating point function global hardware implement in-circuit emulator input argument interrupt lines of code Lint logic look loop malloc Master Drawing Book memory metastable microseconds module never options output polynomial postcondition postmortem problem processor radians range reduction code real-time reduce reentrant requires resistor result routine RTOS rule run-time schedule signal simple sort sure switch tasks team members there’s things timer UART variable vector vendors we’re write zero
Passatges populars
Pàgina 45 - Tis but thy name that is my enemy; Thou art thyself, though not a Montague. What's Montague? it is nor hand, nor foot, Nor arm, nor face, nor any other part Belonging to a man. O, be some other name ! What's in a name? that which we call a rose By any other name would smell as sweet; So Romeo would, were he not Romeo call'd, Retain that dear perfection which he owes Without that title.
Pàgina 50 - he has all the marks of one unused to composition, to whom writing is a painful task." In his hand the measuring-rod was a far mightier implement than the pen. His turgid and pompous rhetoric displays itself in the introductions to the different books, where his exaggerated effort to introduce some semblance of style into his commonplace lectures on the noble principles which should...
Pàgina 15 - A single CPU manages a disparate array of sensors, switches, communications links, PWMs, and more. Dozens of tasks handle many sorts of mostly unrelated activities. A hundred thousand lines of code all linked into a single executable enslaves dozens of programmers all making changes throughout a byzantine structure no one completely comprehends. Of course development slows to a crawl.
Pàgina 15 - Communications overhead requires a bit more code so we've added 10% to the 100-KLOC base figure. The schedule collapses to 909 man-months, or 65% of that required by the monolithic version. Maybe the problem is quite orthogonal and divides neatly into many small chunks, none being particularly large. Five processors running 22 KLOC each will take 1030 manmonths, or 73% of the original, not-so-clever design.
Pàgina 130 - ... and we had to develop a feel for the fact that the answer was about 0.06 rather than 0.6 or 0.006. These requirements on our judgment made us realize two important things about engineering: first, answers are approximations and should only be reported as accurately as the input is known, and, second, magnitudes come from a feel for the problem and do not come automatically from machines or calculating contrivances.
Pàgina 15 - The product reaches consumers' hands twice as fast and development costs tumble. You're promoted and get one of those hot foreign company cars plus a slew of appreciating stock options. Being an engineer was never so good.
Pàgina 123 - This small difference might represent just a tiny change in angle. We request a read at just about the same time the data changes; our input operation strobes the capture register's clock creating a violation of set-up or hold time. Every input bit changes; each of the flip-flops inside...
Pàgina 125 - ... possible that the delays may cause the input to transition at the same time as the clock. Instant metastability. Designers are pretty careful to avoid these situations, though. Do be wary of FPGAs and other components where the delays vary depending on how the software routes the device.
Pàgina 55 - AT&T found inspections led to 14% increase in productivity and tenfold increase in quality. • HP found 80% of the errors detected during inspections were unlikely to be caught by testing. • HP, Shell Research, Bell Northern, and AT&T all found inspections 20-30 times more efficient than testing in detecting errors.
Pàgina 120 - ... bits are stored and can be read by the software at any time, with no fear of things changing between reads. Some designers tie the register's clock input to one of the port control lines. The I/O read instruction then automatically strobes data into the latch, assuming one is wise enough to insure the register latches data on the leading edge of the clock.
Referències a aquest llibre
The In-System Configuration Handbook:: A Designer愀 Guide to ISC Neil G. Jacobson Previsualització limitada - 2004 |